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In this work, the capacitance–voltage characteristics of Au/Ta2O5 /Si capacitors are studied. The
Ta2O5 films are deposited by plasma-enhanced chemical vapor deposition system. Constant voltage
stress is applied to the Ta2O5 capacitors. The flatband voltage VFB is measured before and after the
constant voltage stress. The flatband voltage shift due to the stress is explained by the trapping of
electrons and holes. An interface trapped charge density (D it) about 231011 eV21 cm22 in the
midgap of silicon is extracted by using the conductance method. The discharging transient current
after a constant voltage stress is measured and correlated with the electron and hole trapping. The
trapped electron and hole densities in Ta2O5 are calculated by using the tunneling front model. The
VFB shift and the discharging transient currents are explained based on the energy band diagram of
the metal/Ta2O5 /silicon system. © 1999 American Institute of Physics. @S0021-8979~99!07706-3#I. INTRODUCTION
When the metal-oxide-semiconductor field-effect tran-
sistor ~MOSFET! gate insulator is scaled below 1.5 nm,1
some serious problems such as direct electron tunneling will
occur. Therefore, it is very desirable to have an alternative
dielectric layer with the dielectric constant larger than that of
SiO2. Tantalum oxide is a promising material for future
MOSFET gate oxide applications.2–4 Many authors have
discussed the electrical characteristics of the
metal/Ta2O5 /silicon capacitors.5–15 Although some reported
their capacitance–voltage (C – V) curves,11,13,15 there were
very few detailed discussions13 on the C – V characteristics.
Recently, electron trapping in Ta2O5 films was observed by
Devine et al.15 using thermally stimulated currents. In this
present work, the C – V curves and the flatband shift due to
constant voltage stress are investigated. The interface trapped
charge density D it is obtained by using the conductance
method. The trapping of electrons and holes is studied by
measuring the discharging transient current. An analysis
based on the energy band diagram of the metal-insulator-
semiconductor ~MIS! capacitor is used to discuss the C – V
characteristics.
II. EXPERIMENT
The p-type, ~100! orientation, 4-in.-diam. silicon wafers
with 1–10 V cm resistivity were used as the starting sub-
strates. Boron implant ~231015 cm22, 30 keV! was per-
formed on the backside of the wafers to provide a p1 ohmic
contact. Rapid thermal annealing at 800 °C in N2 for 5 min
was used to activate the boron implant. The Ta2O5 films
were deposited by plasma enhanced chemical vapor deposi-
tion ~Samco, model PD-10A! at 400 °C in an O2 atmosphere.
a!Electronic mail: ymlee@ee.nthu.edu.tw4080021-8979/99/85(8)/4087/4/$15.00
Downloaded 17 Jan 2012 to 140.114.195.186. Redistribution subject to AIP The Ta~OC2H5!5 was vaporized in the source tank in the
temperature range of 140–170 °C and was carried to the
deposition chamber using nitrogen as the carrier gas. The
precursor was then transferred to the reactor through a gas
heating line. The gas heating line was maintained at a higher
temperature of 160–190 °C to prevent recondensation of
Ta~OC2H5!5. The chamber was maintained at 0.3 to 0.4 Torr
during deposition. The Ta2O5 deposition parameters were as
follows: the N2 flow rate was 50 standard cubic centimeter
per minute ~sccm!, the O2 flow rate was 100 sccm, and the
radio frequency ~rf! power was 100 W. The refractive index
of the Ta2O5 films was determined by ellipsometry with
632.8 nm wavelength He–Ne laser light source to be 1.9 to
2.0. Two kinds of Ta2O5 film thicknesses, 14 and 20 nm,
were used in this work. After deposition, the top and bottom
Au electrodes were evaporated and the top electrode was
patterned using a lift-off process. There are two types of
Ta2O5 capacitors, the first kind is made with as-deposited
Ta2O5 films and the second kind with Ta2O5 films annealed
by rapid thermal annealing ~RTA! in an O2 atmosphere at
400 °C for 1 min after the Au lift-off process. All the mea-
surements are done with as-deposited Ta2O5 films excepted
those specifically mentioned as rapid thermally annealed
shown in Fig. 2. The discharging transient currents were
measured using a HP4140B picoammeter. The C – V curves
of the MOS capacitors were measured using a HP4284A
LCR meter. The area of the capacitor is 135 mm3135 mm.
III. RESULT AND DISCUSSION
A. C – V characteristics under constant voltage stress
Figure 1 shows the C – V curves of 20-nm-thick Ta2O5
capacitors with different stress voltages. All the C – V mea-
surements are taken from 13 to 23 V. The constant voltage
stress is applied using the following procedure: the capacitor7 © 1999 American Institute of Physics
license or copyright; see http://jap.aip.org/about/rights_and_permissions
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of the flatband voltage. The capacitor is then stressed with
constant voltage at either 13 or 23 V for a specified time
period. The C – V measurement is then performed again to
measure the stress-induced flatband voltage shift DVFB . Fig-
ure 2 shows the interface trapped charge density (D it) of the
20-nm-thick Ta2O5 capacitor determined by the conductance
method as a function of the applied voltage. The interface
trapped charge densities are obtained by assuming a thermal
electron velocity y th of 13107 cm/s and an intrinsic carrier
concentration ni of 1.531010 cm23.16 The electron and hole
capture cross sections are both assumed to be 1
310216 cm2.16 The D it in the midgap of silicon is found to
be about 131013 eV21 cm22 for the as-deposited films and
about 231011 eV21 cm22 for Ta2O5 films annealed by rapid
thermal annealing at 400 °C for 1 min in an O2 atmosphere.
FIG. 1. High frequency ~1 MHz! C – V curves of Au/Ta2O5 /silicon capaci-
tors. The Ta2O5 thickness is 20 nm. All measurements are from 13 to 23
V. The symbol -j- represents the initial measurement. The symbol -h-
represents the second measurement of the same capacitor with no stress. The
symbol -d- represents the second measurement of a separate capacitor after
13 V stress for 1 min. The symbol -s- represents the second measurement
of another capacitor after 23 V stress for 1 min. The initial C – V measure-
ments of different capacitors are similar and not shown in the figure.
FIG. 2. The interface trapped charge density D it of the 20-nm-thick Ta2O5
determined by the conductance method is plotted as a function of the ap-
plied bias voltage.Downloaded 17 Jan 2012 to 140.114.195.186. Redistribution subject to AIP Four types of oxide charges are assumed in the Ta2O5 /Si
system similar to those in the SiO2 /Si system. Q f is the fixed
oxide charge that may present at the silicon and Ta2O5 inter-
face, Qm is the mobile ionic charge in the oxide layer due to
process contamination, Qot is the oxide trapped charge, and
the Q it is the interface trapped charge with Q it5qD it . Since
Q f is a fixed charge,17 Qm is usually small in modern process
environment and the interface trapped charge Q it will not
contribute to DVFB , the dominant contribution of flatband
voltage shift comes from the oxide trapped charge Qot in the
Ta2O5. Therefore the equation DQot>C3DVFB is used to
calculate the change of oxide trapped charges between the
first and the second C – V measurements.
Table I shows the flatband voltage shift DVFB after con-
stant voltage stress for the 14 and 20-nm-thick Ta2O5 capaci-
tors. As can be observed from Table I, the absolute magni-
tude of DVFB decreases with increasing stress time under 13
V stress. This means that either the amount of positive
trapped charges is decreased or the amount of negative
trapped charges is increased in this stress process. The abso-
lute magnitude of DVFB increases with the stress time under
23 V stress, which indicates that the reverse is true for this
stress process. The DVFB for 20-nm-thick Ta2O5 capacitors
is in the same direction as the 14-nm-thick Ta2O5 capacitors
although the magnitude is smaller.
Figure 3~a! shows the energy band diagram of the Ta2O5
TABLE I. The flatband voltage shift (DVFB) of metal/Ta2O5 /silicon capaci-
tors with a Ta2O5 thicknesses of 14 and 20 nm. The area of the capacitor is
135 mm3135 mm.
Ta2O5
Thickness ~nm!
Stress voltage
~V!
Stress time
~min!
DVFB
~V!
DQot
~cm22!
None None 20.69 4.5031012
14 13 1 20.40 2.61310
12
13 2 20.325 2.1231012
13 5 20.21 1.3731012
23 0.5 20.86 5.6131012
23 1 20.95 6.1931012
None None 20.22 1.2831012
20 13 1 20.138 8.05310
11
13 2 20.138 8.0531011
23 0.5 20.414 2.4131012
23 1 20.483 2.8231012
FIG. 3. The energy band diagram of the Au/Ta2O5 /silicon capacitor.
~a! represents the capacitor under the VG.0 condition. ~b! represents the
capacitor under the VG,0 condition.license or copyright; see http://jap.aip.org/about/rights_and_permissions
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and Fig. 3~b! with negative gate voltage. The energy band
gap of Ta2O5 is 4.2 eV.18 The electron affinity 3.2 eV for
Ta2O5 is obtained from the measurement of Fowler–
Nordheim tunneling current of metal/Ta2O5 /metal
structure.19 Taking the work function of Au as FAu
54.7 eV,20 the barrier height of Au/Ta2O5 is about
FAu/Ta2O551.5 eV and the barrier height of Ta2O5 /Si is
FSi/Ta2O550.85 eV. When the gate bias voltage is positive,
the MOS capacitor is either in the depletion or the inversion
mode. When the bias voltage is large enough, the electrons
in silicon substrate are emitted to the Ta2O5 layer by either
thermionic emission or Fowler–Nordheim tunneling and
trapped in the Ta2O5 layer. This is called the VG.0 process
in this article. When the gate is biased negative, the MOS
capacitor is in the accumulation mode. When the bias volt-
age is large enough, the electrons in the top Au electrode can
be emitted to the Ta2O5 layer and cause impact ionization in
the silicon substrate and the electron and hole pairs will be
created.21 The generated holes with energy higher than the
Si/Ta2O5 hole energy barrier may jump across this barrier
and be trapped in the Ta2O5 layer. Other holes may tunnel
directly into Ta2O5 and be trapped in the Ta2O5 layer under
negative bias. This is called the VG,0 process. When the
biased voltage of the C – V curve is first swept from 13 to
23 V and then swept from 13 to 23 V once again, the
flatband shift DVFB between these two measurements is
equal to the number of trapped charges acquired during one
VG.0 process and one VG,0 process.
B. Discharging transient current
Figure 4 shows the discharging transient currents of the
MOS capacitors after constant voltage stress. The capacitors
are first stressed at either 13 or 23 V for 100 s. When the
capacitor is biased at 13 V, the capacitor is in strong inver-
sion and the electrons may be trapped in Ta2O5. The dis-
FIG. 4. The discharging transient current measured after constant voltage
stress. The symbol -j- represents the discharging current of the 14-nm-thick
Ta2O5 capacitors after 13 V stress for 100 s. The symbol -h- represents the
discharging current of the 14-nm-thick Ta2O5 capacitors after 23 V stress
for 100 s. The symbol -m-represents the discharging current of the 20-nm-
thick Ta2O5 capacitors after 13 V stress for 100 s. The symbol -n- repre-
sents the discharging current of the 14-nm-thick Ta2O5 capacitors after 23
V stress for 100 s.Downloaded 17 Jan 2012 to 140.114.195.186. Redistribution subject to AIP charging transient current is then measured in a shorted cir-
cuit using the HP4140B picoammeter. Similar measurement
is performed for capacitors biased at 23 V when the silicon
is in the accumulation mode and the holes may be trapped in
Ta2O5. The discharging transient current after 13 V stress is
indicative of the VG.0 process and the discharging transient
current after 23 V is indicative of the VG,0 process.
The discharging transient current can be described by the
tunneling front model and the trap densities extracted using
the following equations:22
x~ t !5~2b!21 ln~ t/t0!,
b5S 2mt*\2 EtD
1/2
,
N@x~ t !#5I~ t !2bt~qA21!,
where b is the tunneling parameter, t0 is the characteristic
time, Et is the trap energy level for either the electrons or the
holes, A is the area of the capacitor, t is the time of measure-
ment, I(t) is the value of the discharging transient current at
time t, and mt* is the effective mass. The reported parameters
for Ta2O5 in the literature include an electron trap energy
level Et of 2.1 eV,14 an effective mass mt* of 0.5 for both
electrons and holes.23 Other parameters for Ta2O5 are not
available. In this work, the hole trap energy level is assumed
to be in the middle of the energy band gap of Ta2O5, namely
2.1 eV and a characteristic time t0 of 10213 s for SiO222 is
used for Ta2O5. Figure 5 shows the numbers of electron and
hole traps calculated using the tunneling front model. Al-
though the extracted trap densities are subject to some un-
certainties, they can be used to compare the relative magni-
tude of the traps. The results show that the number of
electron traps in 20 nm Ta2O5 films is larger than those in 14
nm Ta2O5 films and the number of hole traps in 20 nm films
is comparable to those in the 14 nm films. Since the oxide
trap charge Qot is the net contribution of electron and hole
traps in Ta2O5, there are more negative trapped charges in
FIG. 5. The electron and hole trap densities calculated by using the tunnel-
ing front model. The symbol -j- represents the electron trap density of
14-nm-thick Ta2O5 capacitors. The symbol -h- represents the hole trap
density of 14-nm-thick Ta2O5 capacitors. The symbol -m- represents the
electron trap density of 20-nm-thick Ta2O5 capacitors. The symbol -n-
represents the hole trap density of 20-nm-thick Ta2O5 capacitors.license or copyright; see http://jap.aip.org/about/rights_and_permissions
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tude of the DVFB is larger in the 14 nm film ~20.69 V! than
that in the 20 nm film ~20.22 V!.
IV. CONCLUSION
An alternative gate dielectric layer is very desirable for
very large scale integrated ~VLSI! MOS transistors because
the thickness of SiO2 gate oxide is difficult to scale down
below 1.5 nm. In this study, MOS capacitors with Ta2O5 as
the dielectric layer are fabricated. The interface trapped
charge density D it is extracted by using the conductance
method. The flatband voltage VFB is measured before and
after the constant voltage stress. The contribution of electron
and hole trap charges is used to explain the flat band voltage
shift DVFB of the metal/Ta2O5 /silicon capacitors with differ-
ent Ta2O5 thicknesses after constant voltage stress. The elec-
tron and hole trap densities are extracted using the tunneling
front model. The trapped hole density is about 2
31020 cm23. The trapped electron densities are about
1020 cm23 for 20-nm-thick Ta2O5 films and about 1019 cm23
for 14-nm-thick Ta2O5 films, respectively.
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